

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/672,803	09/28/2000	Jiren Yuan	026125-068	8153		
7590 04/14/2004			EXAM	EXAMINER		
Ronald L Gru	dziecki	TON, MY TRANG				
Burns Doane S	wecker & Mathis LLP	ART UNIT	PAPER NUMBER			
Alexandria, V	A 22313-1404	2816				
			DATE MAILED: 04/14/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

					N/			
		Applicat	ion No.	Applicant(s)				
		09/672,8	303	YUAN, JIREN				
	Office Action Summary	Examine	r	Art Unit				
		My-Trang		2816				
Period fo	The MAILING DATE of this commun r Reply	nication appears on th	e cover sheet with	the correspondence ac	ddress			
THE N - Exten after: - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN usions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (3 period for reply is specified above, the maximum se te to reply within the set or extended period for reply eply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no emunication. so) days, a reply within the statutory period will apply and we will, by statute, cause the ap	vent, however, may a reply atutory minimum of thirty (3 will expire SIX (6) MONTH plication to become ABAN	y be timely filed 30) days will be considered time S from the mailing date of this of DONED (35 U.S.C. § 133).	ely. communication.			
Status			1					
1)⊠	Responsive to communication(s) file	ed on <i>RCE filed on 0</i>	1/14/04.					
		2b)⊠ This action is						
3)	•							
Dispositi	on of Claims							
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>32-53 and 58-65</u> is/are per 4a) Of the above claim(s) is/a Claim(s) <u>38-49 and 61-65</u> is/are allo Claim(s) <u>32-34,36,37,58,60</u> is/are re Claim(s) <u>35,50-53, 59</u> is/are objecte Claim(s) are subject to restrict	re withdrawn from co wed. ejected. ed to.	onsideration.					
Application	on Papers							
9) 🗆 -	The specification is objected to by th	e Examiner.						
10)🖾 -	0)⊠ The drawing(s) filed on <u>11 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
	Applicant may not request that any obje	ction to the drawing(s)	be held in abeyance	e. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority u	nder 35 U.S.C. § 119				,			
12)⊠ / a)[Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation	documents have be documents have be of the priority docum onal Bureau (PCT Ru	en received. en received in App ents have been re lle 17.2(a)).	olication No ceived in this National	I Stage			
Attachment	• •		• -	(DTC 110)				
2) 🔲 Notice 3) 🔯 Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (F nation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date <u>04/12/04</u> .			nmary (PTO-413) Mail Date rmal Patent Application (PT	O-152)			

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 32-34, 36, 37, 58 and 60 are rejected under 35 U.S.C. 102(b) as being anticipated by Carley et al (the prior art submitted in PTOL 1449).

The prior art discloses in Fig. 1 a sample-and-hold architecture including:

a control signal generator (not show, providing clock signal ϕ 1, ϕ 2 to control switches S & R) for controlling an analog input signal (lin) to the charge sampling circuit (Fig. 1); and

an integrator (capacitor, R) for integrating directly the analog input signal (lin) during a sampling phase (when ON) responsive to a sampling signal (ϕ 1, ϕ 2) from the control signal generator (not show), wherein a current of the analog input signal (lin) is integrated to an integrated charge for producing one of a proportional voltage sample and a proportional current sample at a signal output upon completion of the sampling phase (during charging phase) as recited in claim 32.

Element S reads on a sampling switch having a signal input for analog input signals (lin), a signal output connected to a signal input of the integrator (capacitor, R), and a control input connected to a sampling signal (ϕ 1, ϕ 2) output of the control signal generator (not show) for controlling the switch (S) to be on only when the sampling

Art Unit: 2816

signal from the generator is in a sampling phase (during charging) as recited in claim 33.

The control signal generator (not show) controls the integrator (capacitor, R) to hold the sample (when OFF) until a resetting signal from the generator (not show) is applied to a control input of the integrator (ϕ 1, ϕ 2 apply to R) as recited in claim 34.

The fully-differential circuit discloses in Fig. 1 of the prior art reads on claim 36: a first charge sampling circuit (circuit connected to Vin+) having a first integrator (capacitor, R connected to Vo+);

a second charge sampling circuit (circuit connected to Vin-) having a second integrator (capacitor, R connected to Vo-);

a first analog input (IB + lin+) being a signal input of the first charge sampling circuit (circuit connected to Vi+);

a second analog input (IB+Iin-) being a signal input of the second charge sampling circuit (circuit connected to Vi-);

a first signal output (connected to S) being a signal output of the first charge sampling circuit (circuit connected to Vin+);

a second signal output (connected to S) being a signal output of the second charge sampling circuit (circuit connected to Vin-); and

a common control signal generator (not show, providing $\phi 1$, $\phi 2$ to control S & R) for controlling an analog input signal provided to the first and second analog inputs (IB+lin+, IB+lin-), wherein the first and second integrators (capacitors, R) integrate a respective portion of the analog input signal during a sampling phase (turn ON)

Art Unit: 2816

responsive to a sampling signal (ϕ 1, ϕ 2) from the common control signal generator (not show).

The first integrator (circuit connected to Vi+) and the second integrator (circuit connected to Vin-) form a single differential integrator (FULLY-DIFFERENTIAL) having two inputs (IB+lin+, IB+lin-) for integrating a differential current of the analog signal and for producing differential samples at the first signal output and at the second signal output (connected to S) of the differential charge sampling circuit as recited in claim 37.

The method recited in claims 58 and 60 are similarly rejected as claim 32.

Allowable Subject Matter

Claims 35, 50-53, 59 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 38-49 and 61-65 are allowable over the prior art of record.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to My-Trang N. Ton whose telephone number is 571-272-1754. The examiner can normally be reached on 7:00 a.m - 5:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

April 12, 2004

MY-TRANG NUTON PRIMARY EXAMINER